esilicon-automated-gdsii-mulresources/webinars-and-technical-presentations

Details    Video

Webinar Video:
10-Minute GDSII
Tapeout Quotes

Replay of a live eSilicon webinar moderated by Dan Nenni (SemiWiki founder) where we demonstrate our GDSII quoting portal.  Working with a real customer, we generate a complete, executable quotation for a production GDSII tapeout at TSMC in about 10 minutes.  We also explore "what if" scenarios to optimize unit price for the program. Created: July 31, 2014, 8:00 AM PDT.

View

The Way IC It

The Way IC It is written by CEO Jack Harding. Harding is responsible for eSilicon’s overall leadership, strategy and management. Harding brings more than 25 years of management experience in the semiconductor industry, spanning the EDA and IC sectors. Prior to co-founding eSilicon in 2000, he was the president and CEO of Cadence Design Systems. During his tenure at Cadence the company was the world’s largest supplier of electronics design software and provided the greatest shareholder value in the history of the company. More>>>

Semi Thoughts

Semi Thoughts is written by Mike Gianfagna, eSilicon's VP, Marketing. He is responsible for eSilicon's global marketing activities. Gianfagna has over 30 years of business and technology experience in semiconductors and EDA. Most recently, Mr. Gianfagna was VP, corporate marketing at Atrenta, Inc., a privately held EDA company. Prior to Atrenta, he was president and CEO of Aprio Technologies, a venture-funded design-for-manufacturability startup. Before Aprio, he was an early employee of eSilicon Corporation. He has also held senior management positions at Cadence Design Systems, Zycad Corporation, General Electric and Harris Semiconductor (now Intersil). His career began at RCA Solid State, where he was part of the team that launched the company's ASIC business. More>>>

Package Matters

Package Matters is written by Javier DeLaCruz, eSilicon's senior director of engineering. He is responsible for all package engineering activities including design, package selection, electrical extraction and simulation, co-design activities with the physical design teams, and system-level integration. More>>>